

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/664,150	09/17/2003	Mitsuyoshi Endo	04173.0437	4196	
22852 7	7590 05/17/2005		EXAMINER		
FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER			NGUYEN, DAO H		
LLP 901 NEW YO	RK AVENUE, NW	ART UNIT	PAPER NUMBER		
WASHINGTON, DC 20001-4413			2818		
			DATE MAILED: 05/17/200	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

				H-1			
	Applicat	ion No.	Applicant(s)	. (
	10/664,1	50	ENDO ET AL.				
Office Action Summary	Examine	r	Art Unit				
	Dao H. N	lguyen	2818				
The MAILING DATE of this comm Period for Reply	nunication appears on th	e cover sheet with th	e correspondence address				
A SHORTENED STATUTORY PERIOD THE MAILING DATE OF THIS COMMU. - Extensions of time may be available under the provise after SIX (6) MONTHS from the mailing date of this countries. If the period for reply specified above is less than thirm of the period for reply is specified above, the maximu. - Failure to reply within the set or extended period for any reply received by the Office later than three mone earned patent term adjustment. See 37 CFR 1.704(t)	JNICATION. ions of 37 CFR 1.136(a). In no e ommunication. ty (30) days, a reply within the sta m statutory period will apply and eply will, by statute, cause the ap ths after the mailing date of this o	vent, however, may a reply be atutory minimum of thirty (30) will expire SIX (6) MONTHS fr plication to become ABANDO	e timely filed days will be considered timely. om the mailing date of this communi NED (35 U.S.C. § 133).	ication.			
Status							
1) Responsive to communication(s)	filed on <u>02 May 2005</u> .						
2a) This action is FINAL.	2b)⊠ This action is	non-final.					
3) Since this application is in condition	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the pra	actice under <i>Ex parte</i> Q	uayle, 1935 C.D. 11,	453 O.G. 213.				
Disposition of Claims							
4) ☐ Claim(s) 1-13 is/are pending in the da) Of the above claim(s) 13 is/are 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-12 is/are rejected. 7) ☐ Claim(s) is/are objected to solve the day of the solve to result of the solve the day of the solve the day of the solve the solve the solve the solve the day of the solve th	e withdrawn from consi						
Application Papers							
9) ☐ The specification is objected to by 10) ☑ The drawing(s) filed on 17 Septem Applicant may not request that any or Replacement drawing sheet(s) incluing 11) ☐ The oath or declaration is objected.	mber 2003 is/are: a)⊠ objection to the drawing(s) ding the correction is requ	be held in abeyance. ired if the drawing(s) is	See 37 CFR 1.85(a). objected to. See 37 CFR 1.	121(d).			
Priority under 35 U.S.C. § 119							
a) Acknowledgment is made of a classification and the prious of the cortified copies of the certified copapplication from the Internation * See the attached detailed Office as	f: rity documents have be rity documents have be ies of the priority docun ational Bureau (PCT Ri	en received. en received in Applic nents have been rece ule 17.2(a)).	cation No eived in this National Stag	je			
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Revie 3) Information Disclosure Statement(s) (PTO-144)		4) Interview Summ Paper No(s)/Ma 5) Notice of Inform)			
Paper No(s)/Mail Date <u>0903</u> .		6) Other:					

DETAILED ACTION

In response to the communications dated 09/17/2003 through 05/02/2005, claims
 1-13 are active in this application.

Acknowledges

2. Receipt is acknowledged of the following items from the Applicant.

Information Disclosure Statement (IDS) filed on 09/17/2003. The references cited on the PTOL 1449 form have been considered.

Applicant is requested to cite any relevant prior art if being aware on form PTO-1449 in accordance with the guidelines set for in M.P.E.P. 609.

Applicant made a provisional election without traverse to prosecute the invention of Group I, claims 1-12, drawn to semiconductor devices, in the Response to Restriction Requirement filed 05/02/2005.

Claim 13 has been withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a non-elected group there being no allowable generic or linking claim.

Applicant has the right to file a divisional application covering the subject matter of the non-elected claims.

Foreign Priority

3. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

Specification

4. The specification has been checked to the extent necessary to determine the presence of possible minor errors. However, the applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 6. Claim(s) 1 and 11 is/are rejected under 35 U. S. C. § 102 (b) as being anticipated by admitted prior art (Admission).

Regarding claim 1, Admission discloses a semiconductor device, as shown in figs. 21-22 of the pending application, comprising:

a wiring board 301;

Art Unit: 2818

a semiconductor chip 302 provided on said wiring board 301 and having a pad 303 electrically connected to a wiring on said wiring board 301; and

a second semiconductor chip 305 provided on said wiring board 301 at a position facing a side of said semiconductor chip 302, having passive elements integrated therein, and having pads for external connection to which both ends of the passive elements are connected respectively and at least one of which is electrically connected to the wiring on said wiring board electrically connected to the pad of said semiconductor chip.

Regarding claim 11, Admission discloses a semiconductor package member, as shown in figs. 21-22 of the pending application, comprising:

a wiring board 301 on which a semiconductor chip 302 is mountable; and an auxiliary semiconductor chip 305 provided on said wiring board 301 at a position facing a side of said semiconductor chip 302 to be mounted, having passive elements integrated therein, and having pads for external connection to which both ends of the passive elements are connected respectively and at least one of which is electrically connected to a wiring on said wiring board.

7. Claim(s) 1-12 are rejected under 35 U. S. C. § 102 (b) as being anticipated by U.S. Patent No. 6,362,525 to Rahim.

Regarding claim 1, Rahim discloses a semiconductor device, as shown in figs. - 10, comprising:

Art Unit: 2818

a wiring board 92 (fig. 9) or 104 (fig. 10);

a semiconductor chip 90 provided on said wiring board and having a pad electrically connected to a wiring on said wiring board 92/104; and

a second semiconductor chip 26 or 98 provided on said wiring board 92/104 at a position facing a side of said semiconductor chip 90, having passive elements integrated therein, and having pads 34 for external connection to which both ends of the passive elements are connected respectively and at least one of which is electrically connected to the wiring 30, 32 on said wiring board 92/104 electrically connected to the pad 48 of said semiconductor chip 90.

See further col. 11, line 18 to col. 12, line 34. Note also that the passive element itself is also chip.

Regarding claim 2, Rahim discloses the semiconductor device wherein the passive elements integrated in said second semiconductor chip are elements of one kind, or two kinds or more selected from a group of a capacitor, a resistor, and an inductor. See col. 1, lines 39-40, and col. 11, line 18 to col. 12, line 34.

Regarding claim 3, Rahim discloses a semiconductor device wherein said semiconductor chip 90 is flip-chip-connected to said wiring board 92/104 so as to electrically connect the pad to the wiring on said wiring board. See figs. 9-10. and col. 9, lines 41-65.

Regarding claim 4, Rahim discloses a semiconductor device wherein said semiconductor chip 90 has bonding wire connection to the wiring of said wiring board so as to electrically connect the pad to the wiring on said wiring board. See col. 9, lines 47-58.

Regarding claim 5, Rahim disclose a semiconductor device wherein said second semiconductor chip is flipchip-connected to said wiring board so as to electrically connect the pads for external connection to the wiring on said wiring board. See figs. 9-10.

Regarding claim 6, Rahim discloses a emiconductor device wherein said second semiconductor chip has bonding wire connection to the wiring of said wiring board so as to electrically connect the pads for external connection to the wiring on said wiring board. See col. 2, line 62 to col. 3, line 6; col. 9, lines 41-65; and col. 12, lines 14-34.

Regarding claim 7, Rahim discloses a semiconductor device wherein said semiconductor chip and said second semiconductor chip are both 60 µm or less in thickness. This is well known in the art. See also col. 2, lines 7-61.

Regarding claim 8, Rahim discloses a semiconductor device wherein said second semiconductor chip has, besides the pads for external connection used for the

Art Unit: 2818

flipchip connection to said wiring board, a pad for external connection not contributing to the flipchip connection to said wiring board. See col. 11, line 18 to col. 12, line 33.

Regarding claim 9, Rahim discloses a semiconductor device, as shown in figs. 3-10, comprising:

a plurality of semiconductor device portion units arranged in a lamination direction and each including:

a wiring board 92/104 (figs. 9-10);

a semiconductor chip 90 provided on said wiring board and having a pad electrically connected to a wiring on said wiring board 90; and

a second semiconductor chip 26 or 98 provided on said wiring board 92/104 at a position facing a side of said semiconductor chip 90, having passive elements integrated therein, and having pads 34 for external connection to which both ends of the passive elements are connected respectively and at least one of which is electrically connected to the wiring 32 on said wiring board 92/104 electrically connected to the pad of said semiconductor chip 90; and

a vertical wiring portion 30 passing through said wiring boards 92/104 of said plural semiconductor device portion units and electrically connecting said wiring boards 92-104 to one another.

See further 7, line 55 to col. 8, line 22; col. 11, line 18 to col. 12, line 34. Note also that the passive element itself is also chip.

Art Unit: 2818

Regarding claim 10, Rahim discloses a semiconductor device wherein the passive elements integrated in said second semiconductor chips of the respective plural semiconductor device portion units are elements of one kind, or two kinds or more selected from a group of a capacitor, a resistor, and an inductor. See col. 1, lines 39-40, and col. 11, line 18 to col. 12, line 34.

Regarding claim 11, Rahim discloses a semiconductor package member, as shown in figs. 3-10, comprising:

a wiring board 92/104 (figs. 9-10) on which a semiconductor chip 90 is mountable; and

an auxiliary semiconductor chip 26 or 98 provided on said wiring board 92/104 at a position facing a side of said semiconductor chip to be mounted, having passive elements integrated therein, and having pads for external connection to which both ends of the passive elements are connected respectively and at least one of which is electrically connected to a wiring 32 on said wiring board 92/104.

See further 7, line 55 to col. 8, line 22; col. 11, line 18 to col. 12, line 34. Note also that the passive element itself is also chip.

Regarding claim 12, Rahim discloses a semiconductor package member wherein the passive elements integrated in said auxiliary semiconductor chips are elements of ene kind, or two kinds or more selected from a group of a capacitor, a resistor, and an inductor. See col. 1, lines 39-40, and col. 11, line 18 to col. 12, line 34.

Art Unit: 2818

Conclusion

A shortened statutory period for response to this action is set to expire 3 (three) 8. months and 0 (zero) day from the day of this letter. Failure to respond within the period for response will cause the application to become abandoned (see M.P.E.P 710.02(b)).

Any inquiry concerning this communication or earlier communications from the 9. examiner should be directed to Dao H. Nguyen whose telephone number is (571)272-1791. The examiner can normally be reached on Monday-Friday, 9:00 AM – 6:00 PM. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on (571)272-1787. The fax numbers for all communication(s) is 703-872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (571)272-

Supervisory Patent Examiner

Technology Center 2800

Dao H. Nguyen Art Unit 2818 May 13, 2005

1625.